

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)



EP 0 886 317 A2

## EUROPEAN PATENT APPLICATION

(12)

(43) Date of publication  
23.12.1998 Bulletin 1998/52(51) Int Cl<sup>6</sup> H01L 27/115, H01L 21/316,  
H01L 21/3205

(21) Application number 98304720.0

(22) Date of filing 15.06.1998

(84) Designated Contracting States  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States  
AL LT LV MK RO SI

- Furukawa, Hiroaki  
Anpachigun Gifu (JP)
- Goto, Takashi  
Oogaki Gifu (JP)
- Gueshi, Tatsuro  
Hikone Shiga (JP)
- Ishizuka, Yoshiyuki  
Inazawa Aichi (JP)

(30) Priority 16.06.1997 JP 158809/97

(71) Applicant SANYO ELECTRIC CO. LTD  
Moriguchi-shi, Osaka-fu 570 (JP)(74) Representative Calderbank, Thomas Roger et al  
MEWBURN ELLIS  
York House  
23 Kingsway  
London WC2B 6HP (GB)(72) Inventors


- Ogasahara, Satoru  
Anpachigun Gifu (JP)
- Harada, Mitsuaki  
Oogaki Gifu (JP)

(54) Dielectric device, Dielectric memory and method of fabricating the same

(57) A gate insulating layer and a first lower electrode are formed on a channel region of a silicon substrate and an interlayer insulating film is formed on the silicon substrate so as to cover the first lower electrode and the gate insulating film. A buffer layer is formed on the interlayer insulating film and a contact hole is

formed in the interlayer insulating film and the buffer layer on the first lower electrode. A connecting layer and a second lower electrode are formed in the contact hole. A ferroelectric thin film and an upper electrode are formed in this order on the buffer layer so as to be brought into contact with the upper surface of the second lower electrode.

FIG. 1



EP 0 886 317 A2

## Description

The present invention relates generally to a dielectric device having a dielectric film, a dielectric memory using a dielectric film in its gate portion, and a method of fabricating the same.

A memory having a capacitor composed of a ferroelectric thin film provided in a gate portion of a field effect transistor (FET) has been known as a nondestructive readable nonvolatile memory. As the structure of such a ferroelectric memory, an MFS (metal-ferroelectrics-semiconductor) structure, an MFIS (metal-ferroelectrics-insulator-semiconductor) structure, an MFMIS (metal-ferroelectrics-metal-insulator-semiconductor) structure, and so forth have been proposed.

In the ferroelectric memory having the MFS structure, a ferroelectric thin film is provided as a gate insulating film of an FET, so that the ferroelectric thin film is brought into direct contact with a semiconductor substrate. Therefore, constituent atoms react with each other and mutually diffuse on the surface of the ferroelectric thin film with the semiconductor substrate. As a result, the characteristics of the ferroelectric memory are degraded, decreasing the reliability thereof.

In the ferroelectric memory having the MFIS structure, an insulating film is provided as a diffusion barrier layer (a buffer layer) for preventing constituent atoms from mutually diffusing between a semiconductor substrate and a ferroelectric thin film. However, the diffusion barrier characteristics of the insulating film are not sufficient, so that the problems of the reaction and the mutual diffusion of the constituent atoms on the surface of the ferroelectric thin film with the semiconductor substrate are not satisfactorily solved.

In the ferroelectric memory having the MFMIS structure, therefore, a capacitor composed of a ferroelectric thin film (hereinafter referred to as a ferroelectric capacitor) is formed on a gate electrode of a normal FET formed on the semiconductor substrate.

Fig. 7 is a schematic cross-sectional view showing one example of the conventional ferroelectric memory having the MFMIS structure.

In Fig. 7, a source region 22 composed of an  $n^+$  layer and a drain region 23 composed of an  $n^+$  layer are formed with predetermined spacing on the surface of a P-type silicon substrate 21. A region of the silicon substrate 21 between the source region 22 and the drain region 23 is a channel region 24. A gate oxide film 25, a floating gate electrode 26, a ferroelectric thin film 27, and a control gate electrode 28 are formed in this order on the channel region 24.

Description is now made of the principle under which the ferroelectric memory shown in Fig. 7 operates. A sufficient positive voltage to inversely polarize

is negatively charged, and the surface of the ferroelectric thin film 27 with the floating gate electrode 26 is positively charged.

In this case, the surface of the floating gate electrode 26 with the ferroelectric thin film 27 is negatively charged, and the surface of the floating gate electrode 26 with the gate oxide film 25 is positively charged, so that an inversion layer is formed in the channel region 24 between the source region 22 and the drain region 23. As a result, an FET is turned on, although the voltage of the control gate electrode 28 is zero.

Contrary to this, a sufficient negative voltage to inversely polarize the ferroelectric thin film 27 is applied to the control gate electrode 28 to set the voltage of the control gate electrode 28 to zero again. Therefore, the surface of the ferroelectric thin film 27 with the control gate electrode 28 is positively charged, and the surface of the ferroelectric thin film 27 with the floating gate electrode 26 is negatively charged.

In this case, the surface of the floating gate electrode 26 with the ferroelectric thin film 27 is positively charged, and the surface of the floating gate electrode 26 with the gate oxide film 25 is negatively charged. As a result, no inversion layer is formed in the channel region 24 between the source region 22 and the drain region 23, so that the FET is turned off.

If the ferroelectric thin film 27 is thus sufficiently polarized inversely, the FET can be selectively turned on or off even after a voltage applied to the control gate electrode 28 is set to zero. Therefore, it is possible to discriminate between data "1" and "0" which are stored in the ferroelectric memory by detecting a current between a source and a drain.

In the ferroelectric memory shown in Fig. 7, the ferroelectric thin film 27 is formed on the floating gate electrode 26 composed of a material which is low in reactivity, for example, Pt (platinum), and the gate oxide film 25 and the floating gate electrode 26 function as diffusion barrier layers. Consequently, constituent atoms are prevented from reacting with each other and mutually diffusing between the ferroelectric thin film and the semiconductor substrate, as compared with the ferroelectric memory having the MFS structure and the ferroelectric memory having the MFIS structure.

Fig. 8 is a schematic cross-sectional view showing another example of the conventional ferroelectric memory having the MFMIS structure. The ferroelectric memory shown in Fig. 8 is disclosed in JP-A-5-327062.

In Fig. 8, a source region 34 composed of a  $p^+$  layer and a drain region 35 composed of a  $p^+$  layer are formed with predetermined spacing on the surface of an  $n^+$  silicon substrate 31. A region of the silicon substrate 31 between the source region 34 and the drain region 35 is a channel region 36. A gate oxide film 32 is formed on the channel region 36, and a first lower electrode 33

tact hole 39 is formed in the interlayer insulating film 37 on the first lower electrode 33 and a wiring layer 40 is formed in the contact hole 39.

Contact holes are respectively provided in the interlayer insulating film 37 on the source region 34 and the interlayer insulating film 37 on the drain region 35 and wiring layers 45 and 46 are respectively formed in the contact holes.

Furthermore, a second lower electrode 42 is formed on the wiring layer 40 connected to the first lower electrode 33. A ferroelectric thin film 43 is formed on the second lower electrode 42 and an upper electrode 44 is formed on the ferroelectric thin film 43. Further, ohmic electrodes 47 and 48 are respectively formed on the wiring layers 45 and 46 which are connected to the source region 34 and the drain region 35.

In the dielectric memory shown in Fig. 8, the ferroelectric thin film 43 is formed on the second lower electrode 42 composed of a material which is low in reactivity, for example, Pt, and the interlayer insulating film 37 is provided between the first lower electrode 33 and the second lower electrode 42 so that constituent atoms are further prevented from reacting with each other and mutually diffusing between the ferroelectric thin film 43 and the silicon substrate 31.

In the fabrication of the ferroelectric memory shown in Fig. 8, in patterning the upper electrode 44, the ferroelectric thin film 43 and the second lower electrode 42 by etching, a conductive material such as Pt which is a material for the upper electrode 44 and the second lower electrode 42 which have been etched may, in some cases, adhere or deposit on sidewalls of the ferroelectric thin film 43. Therefore, a current leaks between the upper electrode 44 and the second lower electrode 42 so that the reliability of the ferroelectric memory is decreased and the fabrication yield thereof is decreased.

An object of the present invention is to provide a dielectric device whose reliability and yield are prevented from being decreased by the adhesion or the deposition of a conductive material on sidewalls of a dielectric film.

Another object of the present invention is to provide a dielectric memory whose reliability and yield are prevented from being decreased by the adhesion or the deposition of a conductive material on sidewalls of a dielectric film.

Still another object of the present invention is to provide a method of fabricating a dielectric device whose reliability and yield are prevented from being decreased by the adhesion or the deposition of a conductive material on sidewalls of a dielectric film.

A further object of the present invention is to provide a method of fabricating a dielectric memory whose reliability and yield are prevented from being decreased by the adhesion or the deposition of a conductive material on sidewalls of a dielectric film.

erformed so as to cover the first conductive layer and having a contact hole, a second conductive layer provided in the contact hole of the insulating layer, and a dielectric film formed on the second conductive layer.

In the dielectric device, the second conductive layer which is brought into contact with the dielectric film is provided in the contact hole of the insulating layer. In patterning the dielectric film, therefore, a material for the second conductive layer does not adhere or deposit on sidewalls of the dielectric film. Consequently, the reliability and the yield are prevented from being decreased by the adhesion or the deposition of a conductive material on the sidewalls of the dielectric film.

The dielectric film may be a ferroelectric film. In this case, the reliability and the yield of the dielectric device including the ferroelectric film are improved.

The dielectric device may further comprise a third conductive layer formed on the dielectric film. In this case, a dielectric capacitor is constructed. Also in this case, since the second conductive layer which is contact with the dielectric film is provided in the contact hole of the insulating layer, reduction of the area of the capacitor is realized.

The dielectric device may further comprise a connecting layer formed under the second conductive layer in the contact hole for electrically connecting the second conductive layer to the first conductive layer.

In this case, the connecting layer and the second electrode layer are provided in the contact hole of the insulating layer, and the second conductive layer in the contact hole is electrically connected to the first conductive layer by the connecting layer.

A dielectric memory provided in a semiconductor according to another aspect of the present invention comprises first and second impurity regions formed with predetermined spacing in the semiconductor, a gate insulating film formed on a region between the first and second impurity regions, a first lower electrode layer formed on the gate insulating film, an interlayer insulating film formed on the semiconductor so as to cover the first lower electrode layer and the gate insulating film and having a contact hole, a second lower electrode layer formed in the contact hole of the interlayer insulating film and electrically connected to the first lower electrode layer, a dielectric film formed on the interlayer insulating film so as to be brought into contact with the upper surface of the second lower electrode layer, and an upper electrode layer formed on the dielectric film.

In the dielectric memory, the second lower electrode layer which is brought into contact with the lower surface of the dielectric film is provided in the contact hole of the interlayer insulating film. In patterning the upper electrode layer and the dielectric film, therefore, a material for the second lower electrode layer does not adhere or

and lower electrode layer because the second lower electrode layer is provided in the contact hole of the interlayer insulating film. Consequently the reliability and the yield are prevented from being decreased by the adhesion or the deposition of a conductive material on the sidewalls of the dielectric film.

The dielectric memory may further comprise a connecting layer formed under the second lower electrode layer in the contact hole for electrically connecting the second lower electrode layer to the first lower electrode layer.

In this case, the connecting layer and the second lower electrode layer are provided in the contact hole of the interlayer insulating film, and the second lower electrode layer in the contact hole is electrically connected to the first lower electrode layer by the connecting layer.

The dielectric memory may further comprise a buffer layer formed on the interlayer insulating film. In this case, the dielectric film is formed on the interlayer insulating film through the buffer layer, so that the stress applied to the dielectric film formed on the interlayer insulating film is retrieved. Therefore, the dielectric film is prevented from being cracked, and constituent elements are prevented from reacting with each other and mutually diffusing between the dielectric film and the interlayer insulating film.

The dielectric film may be a ferroelectric film. In this case, the reliability and the yield of the dielectric memory including the ferroelectric film are improved. The ferroelectric film may have a perovskite crystal structure.

The semiconductor may be a semiconductor substrate or a semiconductor layer. The semiconductor may be silicon of a first conductivity type, and the first and second impurity regions may be formed of silicon of a second conductivity type opposite to the first conductivity type.

A dielectric device according to still another aspect of the present invention comprises an insulating layer having a contact hole, a conductive layer provided in the contact hole of the insulating layer, and a dielectric film formed on the conductive layer.

In the dielectric device, the conductive layer which is brought into contact with the dielectric film is provided in the contact hole of the insulating layer, so that a material for the conductive layer does not adhere or deposit on sidewalls of the dielectric film at the time of patterning the dielectric film. Consequently, the reliability and the yield are prevented from being decreased by the adhesion or the deposition of a conductive material on the sidewalls of the dielectric film.

The dielectric device may further comprise another conductive layer formed on the dielectric film. In this case, a dielectric capacitor is constructed.

and conductive layer in the contact hole of the insulating layer, forming a dielectric film on the second conductive layer, and patterning the dielectric film.

In the fabricating method, the second conductive layer is formed in the contact hole of the insulating layer. In forming the dielectric film on the second conductive layer and patterning the dielectric film, therefore, a material for the second conductive layer does not adhere or deposit on sidewalls of the dielectric film. Consequently, the reliability and the yield of the dielectric device are improved.

The dielectric film may be a ferroelectric film. In this case, the reliability and the yield of the dielectric device including the ferroelectric film are improved.

The fabricating method may further comprise the steps of forming a third conductive layer on the dielectric film, and patterning the third conductive layer. In this case, a dielectric capacitor is constructed.

A method of fabricating a dielectric memory according to a further aspect of the present invention comprises the steps of forming a gate insulating layer on a channel region, forming a first lower electrode layer on the gate insulating film, forming an interlayer insulating film so as to cover the first lower electrode layer and the gate insulating film, forming a contact hole in the interlayer insulating film, forming a second lower electrode layer electrically connected to the first lower electrode layer in the contact hole of the interlayer insulating film, forming a dielectric film on the interlayer insulating film so as to be brought into contact with the upper surface of the second lower electrode layer, forming an upper electrode layer on the dielectric film, and patterning the upper electrode layer and the dielectric film.

In the fabricating method, the second lower electrode layer is formed in the contact hole of the interlayer insulating film. In forming the dielectric film and the upper electrode layer in this order on the second lower electrode layer and patterning the upper electrode layer and the dielectric film, therefore, a material for the second lower electrode layer does not adhere or deposit on sidewalls of the dielectric film. Even if a material for the upper electrode layer adheres or deposits on the sidewalls of the dielectric film, a current does not leak between the upper electrode layer and the second lower electrode layer because the second lower electrode layer is provided in the contact hole of the interlayer insulating film. Consequently, the reliability and the yield of the dielectric memory are improved.

In the fabricating method, the step of forming the second lower electrode layer may comprise the steps of forming a connecting layer up to a predetermined depth in the contact hole, and forming an electrode layer on the connecting layer in the contact hole.

In this case, the connecting layer and the second

The fabricating method may further comprise the step of forming a diffusion barrier layer on the connecting layer. Therefore, the oxidation of the connecting layer and the diffusion of impurities into the first lower electrode layer are prevented.

The fabricating method may further comprise the step of forming a buffer layer on the interlayer insulating film.

In this case, the dielectric film is formed on the interlayer insulating film through the buffer layer, so that the stress applied to the dielectric film is retrieved. Therefore, the dielectric film is prevented from being cracked, and constituent elements are prevented from reacting with each other and mutually diffusing between the dielectric film and the interlayer insulating film.

The dielectric film may be a ferroelectric film. In this case, the reliability and the yield of the dielectric memory including the ferroelectric film are improved. The ferroelectric film may have a perovskite crystal structure.

The fabricating method may further comprise the step of forming first and second impurity regions on both side of a channel region. The channel region may be formed of silicon of a first conductivity type, and the first and second impurity regions may be formed of silicon of a second conductivity type opposite to the first conductivity type.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

Fig. 1 is a schematic cross-sectional view showing the construction of a ferroelectric memory according to one embodiment of the present invention.

Fig. 2 is a cross-sectional view showing the steps of a method of fabricating the ferroelectric memory shown in Fig. 1.

Fig. 3 is a cross-sectional view showing the steps of a method of fabricating the ferroelectric memory shown in Fig. 1.

Fig. 4 is a cross-sectional view showing the steps of a method of fabricating the ferroelectric memory shown in Fig. 1.

Fig. 5 is a cross-sectional view showing the steps of a method of fabricating the ferroelectric memory shown in Fig. 1.

Fig. 6 is a cross-sectional view showing the steps of a method of fabricating the ferroelectric memory shown in Fig. 1.

Fig. 7 is a schematic cross-sectional view showing one example of a conventional ferroelectric memory, and

Fig. 8 is a schematic cross-sectional view showing

the construction of a ferroelectric memory according to one embodiment of the present invention.

In Fig. 1, a source region 4 composed of an n<sup>+</sup> layer and a drain region 5 composed of an n<sup>+</sup> layer are formed with predetermined spacing in the surface of a p-type single crystalline silicon substrate 1. A region of the silicon substrate 1 between the source region 4 and the drain region 5 is a channel region 6.

A gate insulating film 2 composed of SiO<sub>2</sub> is formed on the channel region 6. A first lower electrode (a gate electrode) 3 composed of polysilicon is formed on the gate insulating film 2. An interlayer insulating film 7 is formed on the silicon substrate 1 so as to cover the first lower electrode 3 and the gate insulating film 2. A buffer layer 8 composed of TiO<sub>2</sub> (titanium oxide), CeO<sub>2</sub> (cerium oxide), etc. is formed on the interlayer insulating film 7.

A contact hole 9 is formed in the interlayer insulating film 7 and the buffer layer 8 on the first lower electrode 3. A connecting layer (a plug) 10 composed of a conductive material such as polysilicon or W (tungsten) is formed up to a predetermined depth in the contact hole 9. A second lower electrode 12 composed of a conductive material such as Pt (platinum) or IrO<sub>2</sub> (iridium oxide) is formed on the connecting layer 10 in the contact hole 9.

A ferroelectric thin film 13 composed of PZT (lead titanate/zirconate) or SrBiTaO having a perovskite crystal structure is formed on the buffer layer 8 so as to be brought into contact with the upper surface of a second lower electrode 12. An upper electrode 14 composed of a conductive material such as Pt or IrO<sub>2</sub> is formed on the ferroelectric thin film 13.

Contact holes are respectively formed in the buffer layer 8 and the interlayer insulating film 7 on the source region 4 and the drain region 5, and the interlayer insulating film 7 on the drain region 5, and a source electrode 15 and a drain electrode 16 which are composed of a conductive material such as polysilicon are respectively formed in the contact holes. Wiring layers 17 and 18 are respectively formed on the source electrode 15 and the drain electrode 16.

In the present embodiment, the source region 4 and the drain region 5 respectively correspond to first and second impurity regions, and the first lower electrode 3 corresponds to a first conductive layer or a first lower electrode layer. The second lower electrode 12 corresponds to a second lower electrode layer, the connecting layer 10 corresponds to a connecting layer, and the connecting layer 10 and the second lower electrode 12 constitute a second conductive layer. Further, the upper electrode 14 corresponds to an upper electrode layer.

Figs. 2, 3, 4 and 5 are cross-sectional views showing the steps of a method of fabricating the ferroelectric

method, and a first lower electrode 3 composed of polysilicon having a thickness of 2000 Å is formed on the gate insulating film 2 by a CVD method (a chemical vapor deposition method).

As shown in Fig. 2 (b), the first lower electrode 3 and the gate insulating film 2 in a portion excluding a gate forming region on the silicon substrate 1 are then removed using a dry process such as reactive-ion etching (RIE) or ion milling to form a gate portion. n-type impurities (an n-type dopant) are ion-implanted into the surface of the silicon substrate 1 using the first lower electrode 3 as a mask for ion implantation to perform heat treatment. Consequently, a source region 4 and a drain region 5 which are composed of an n-type impurity layer (an n<sup>+</sup> layer) are respectively formed in self-alignment with the gate insulating film 2 and the first lower electrode 3 on the silicon substrate 1. A region of the silicon substrate 1 between the source region 4 and the drain region 5 is a channel region 6.

Thereafter, an interlayer insulating film 7 composed of SiO<sub>2</sub> etc. having a thickness of approximately 6000 Å is formed by a CVD method or the like on the silicon substrate 1 so as to cover the first lower electrode 3 and the gate insulating film 2, as shown in Fig. 2 (c).

As shown in Fig. 3 (d), a buffer layer 8 having a thickness of 500 Å composed of TiO<sub>2</sub>, CeO<sub>2</sub> etc. is then formed on the interlayer insulating film 7. Thereafter, a contact hole 9 is provided by a lithographic technique in the buffer layer 8 and the interlayer insulating film 7 on the first lower electrode 3, as shown in Fig. 3 (e).

As shown in Fig. 3 (f), a connecting layer 10 composed of a conductive material such as polysilicon or W is formed in the contact hole 9. In this case, the thickness of the connecting layer 10 is set such that the distance from an upper end of the contact hole 9 to the upper surface of the connecting layer 10 is 1500 Å. As a method of forming the connecting layer 10, a conductive layer is formed on the inside of the contact hole 9 and the whole surface of the buffer layer 8, after which the whole surface is etched to remove a conductive layer on the buffer layer 8.

As shown in Fig. 4 (g), a diffusion barrier layer 11 composed of a conductive material such as TiN or TaSiN is then formed on the inside of the contact hole 9 and the whole surface of the buffer layer 8 by a sputtering method, a CVD method or the like in order to prevent the connecting layer 10 from being oxidized and prevent impurities from being diffused into a gate portion.

As shown in Fig. 4 (h), the whole surface of the diffusion barrier layer 11 is etched to remove the diffusion barrier layer 11 on the buffer layer 8 as well as to etch the buffer layer 11 back until the upper surface of the diffusion barrier layer 11 in the contact hole 9 is lower than the upper surface of the buffer layer 8. In this case,

layer 11 having a thickness of 300 Å is thus formed on the connecting layer 10 in the contact hole 9. The diffusion barrier layer 11 will be a part of the second lower electrode 12 formed in the subsequent process.

As shown in Fig. 4 (i), a second lower electrode 12 having a thickness of 3000 Å composed of a conductive material such as Pt or IrO<sub>2</sub> is then formed on the buffer layer 8 and the diffusion barrier layer 11 in the contact hole 9 by a sputtering method, a CVD method, a sol-gel method or the like. Another material on which a ferroelectric crystal can be grown may be used as a material for the second lower electrode 12. For example, RuO<sub>4</sub> (ruthenium oxide) may be used.

As shown in Fig. 5 (j), the second lower electrode 12 is then flattened by etch-back, a CMP method (a chemical mechanical polishing method) or the like, leaving the second lower electrode 12 in the contact hole 9 to form the second lower electrode 12 having a thickness of 1200 Å in the contact hole 9. In this case, Cl<sub>2</sub> is used as etching gas, and the etching conditions are an RF power of 300 W and a pressure of 3 × 10<sup>-3</sup> torr. As the etching gas, the other gas such as Ar, HBr or BCl<sub>3</sub> may be used, or their mixed gas may be used.

The second lower electrode 12 and the diffusion barrier layer 11 may be simultaneously flattened by etch-back or a CMP method after continuously forming the diffusion barrier layer 11 and the second lower electrode 12 instead of etching the diffusion barrier layer 11 back in the step shown in Fig. 4 (f).

As shown in Fig. 5 (k), a ferroelectric thin film 13 having a thickness of 2000 Å composed of PZT, Sr-BiTaO<sub>3</sub> etc. is then formed by a sol-gel method, a sputtering method, a CVD method or the like on the second lower electrode 12 and the buffer layer 8.

As shown in Fig. 5 (l), an upper electrode 14 composed of a conductive material such as Pt or IrO<sub>2</sub> having a thickness of 1500 Å is then formed by a sputtering method on the ferroelectric thin film 13.

Thereafter, the upper electrode 14 and the ferroelectric thin film 13 are simultaneously patterned by etching, as shown in Fig. 6 (m). In this case, Cl<sub>2</sub> is used as etching gas, and the etching conditions are an RF power of 300 W and a pressure of 3 × 10<sup>-3</sup> torr. As the etching gas, the other gas such as Ar, CF<sub>4</sub>, SF<sub>6</sub>, HBr or BCl<sub>3</sub> may be used, or their mixed gas may be used. The upper electrode 14 and the ferroelectric thin film 13 may be separately etched. At the time of etching, the whole of the buffer layer 8 may be etched. The ferroelectric thin film 13 need not necessarily extend over the buffer layer 8, provided that it is brought into contact with the upper surface of the second lower electrode 12.

The buffer layer 8 and the interlayer insulating film 7 on the source electrode 4 and the buffer layer 8 and the interlayer insulating film 7 on the drain electrode 5 are then etched with the contact holes

as shown in Fig. 1. Finally, wiring layers 17 and 18 composed of Al are respectively formed on the source electrode 15 and the drain electrode 16. A ferroelectric memory according to the present embodiment is thus fabricated.

In the ferroelectric memory according to the present embodiment, the second lower electrode 12 is provided in the contact hole 9 of the interlayer insulating film 7. In patterning the upper electrode 14 and the ferroelectric thin film 13 by etching, therefore, the conductive material for the second lower electrode 12 does not adhere or deposit on sidewalls of the ferroelectric thin film 13. Even if the conductive material for the upper electrode 14 adheres or deposits on the sidewalls of the ferroelectric thin film 13, a current does not leak between the upper electrode 14 and the second lower electrode 12 because the second lower electrode 12 is provided in the contact hole 9 of the interlayer insulating film 7. As a result, the reliability and the yield of the ferroelectric memory are improved.

In the step shown in Fig. 5 (k), the ferroelectric thin film 13 is formed on the interlayer insulating film 7 through the buffer layer 8, so that the stress applied to the ferroelectric thin film 13 is retrieved by the buffer layer 8. Therefore, the ferroelectric thin film 13 is prevented from being cracked, and constituent elements are prevented from reacting with each other (for example, reaction between Pb and  $\text{SiO}_2$ ) and mutually diffusing between the ferroelectric thin film 13 and the interlayer insulating film 7. As a result, the reliability and the yield of the ferroelectric memory are further improved.

Furthermore, the ferroelectric thin film 13 is formed on the second upper electrode 12 composed of a material which is low in reactivity, for example, Pt, and the interlayer insulating film 7 is provided between the ferroelectric thin film 13 and the silicon substrate 1, so that the constituent elements are sufficiently prevented from reacting with each other or mutually diffusing between the ferroelectric thin film 13 and the silicon substrate 1.

Description is now made of operations performed by the ferroelectric memory shown in Fig. 1. A sufficient positive voltage to inversely polarize the ferroelectric thin film 13 is applied to the upper electrode 14, to set the voltage of the upper electrode 14 to zero again. Consequently, the surface of the ferroelectric thin film 13 with the upper electrode 14 is negatively charged, and the surface of the ferroelectric thin film 13 with the second lower electrode 12 is positively charged.

In this case, the surface of the second lower electrode 12 with the ferroelectric thin film 13 is negatively charged, and the surface of the first lower electrode 3 with the gate insulating film 2 is positively charged. As a result, an inversion layer is formed in the channel region 6 between the source region 4 and the drain region

to the upper electrode 14, to set the voltage of the upper electrode 14 to zero again. Consequently, the surface of the ferroelectric thin film 13 with the upper electrode 14 is positively charged, and the surface of the ferroelectric thin film 13 with the second lower electrode 12 is negatively charged.


In this case, the surface of the second lower electrode 12 with the ferroelectric thin film 13 is positively charged, and the surface of the first lower electrode 3 with the gate insulating film 2 is negatively charged. As a result, no inversion layer is formed in the channel region 6 between the source region 4 and the drain region 5, so that the FET is turned off.

When the ferroelectric thin film 13 is thus sufficiently polarized inversely, the FET can be selectively turned on or off even after a voltage applied to the upper electrode 14 is set to zero. Therefore, it is possible to discriminate between data "1" and "0" which are stored in the ferroelectric memory by detecting a current between a source and a drain.


A voltage other than "0", by which the FET can be selectively turn on or off, may be applied to the upper electrode 14.

As the ferroelectric thin film 13, ferroelectrics composed of the following materials may be used.


(1) Bismuth system layer structure ferroelectrics expressed by the following general formula may be used.




A is Sr, Ca or Ba, and B is Ti, Ta, Nb, W or V.  
When  $n = 1$



When  $n = 2$




When  $n = 3$



When  $n = 4$



(2) Ferroelectrics (of an isotropic material system) expressed by the following general formula may be used



M is La, Bi or Sb, and N is Nb, V, Ta, Mo or W

As a method of forming the ferroelectric thin film 13, a molecular beam epitaxy (MBE) method, a laser ablation method, a laser molecular beam epitaxy method, a sputtering method (of an RF (Radio Frequency) type, a DC (Direct Current) type, or an ion beam type), a reactive evaporation method, an MOCVD method (a metal organic chemical vapor deposition method), a mist deposition method, a sol-gel method, etc. can be used depending on the above-mentioned material for the ferroelectric thin film 13.

A material for the second lower electrode 12 and the upper electrode 14 are not limited to Pt or  $\text{IrO}_2$ . The other material may be used. Examples include noble metals (Au, Ag, Pt, Ru, Rh, Pb, Os, Ir, etc.), high-melting point metals (Co, W, Ti, etc.), high-melting point metal compounds (TiN, IrSiN, etc.), conductive oxides ( $\text{RuCl}_2$ ,  $\text{RhO}_2$ ,  $\text{OsO}_2$ ,  $\text{IrO}_2$ ,  $\text{ReO}_2$ ,  $\text{ReO}_3$ ,  $\text{MoO}_2$ ,  $\text{WO}_2$ ,  $\text{SrRuO}_3$ ,  $\text{Pb}_2\text{RuO}_{5-x}$ ,  $\text{Bi}_2\text{Ru}_{2-x}\text{O}_{7-x}$ , etc.), or alloys of the materials.

The second lower electrode 12 and the upper electrode 14 may have a multilayer structure of the above-mentioned materials, or a two-layer structure in which a Pt layer is formed on a Ti layer, for example.

Materials for the first lower electrode 3 and the connecting layer 10 are not limited to polysilicon or W. Other conductive materials may be used.

Furthermore, although in the above-mentioned embodiment the FET is formed on the silicon substrate 1, the FET may be formed on the other semiconductor substrate or semiconductor layer.

Although description was made of the ferroelectric memory having an n-type channel, a ferroelectric memory having a p-type channel is also realized by reversing the conductivity type of each layer.

Although in the above-mentioned embodiment one contact hole 9 is provided in the interlayer insulating film 7 on the first lower electrode 3, a plurality of contact holes may be formed in the interlayer insulating film 7 on the first lower electrode 3 so that second lower electrodes in the contact holes are brought into contact with

the plurality of FETs.

Although in the above-mentioned embodiment description was made of a case where the present invention is applied to the ferroelectric memory which operates as a nonvolatile memory, the present invention is also applicable to a ferroelectric memory which performs nonvolatile operations. Further, the present invention is also applicable to another dielectric device such as a capacitor having a structure in which a conductive layer is brought into contact with a dielectric film.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

## Claims

### 1. A dielectric device comprising

a first conductive layer  
an insulating layer formed so as to cover said first conductive layer and having a contact hole  
a second conductive layer provided in said contact hole of said insulating layer, and  
a dielectric film formed on said second conductive layer.

### 2. The dielectric device according to claim 1, wherein said dielectric film is a ferroelectric film.

### 3. The dielectric device according to claim 1, further comprising a third conductive layer formed on said dielectric film.

### 4. The dielectric device according to claim 1, further comprising a connecting layer formed under said second conductive layer in said contact hole for electrically connecting said second conductive layer to said first conductive layer.

### 5. A dielectric memory comprising

first and second impurity regions formed with predetermined spacing in a semiconductor  
a gate insulating film formed on a region between said first and second impurity regions  
a first lower electrode layer formed on said gate insulating film  
an interlayer insulating film formed on said



contact hole of said interlayer insulating film and electrically connected to said first lower electrode layer

a dielectric film formed on said interlayer insulating film so as to be brought into contact with the upper surface of said second lower electrode layer and an upper electrode layer formed on said dielectric film

6. The dielectric memory according to claim 5 further comprising

a connecting layer formed under said second lower electrode layer in said contact hole for electrically connecting said second lower electrode layer to said first lower electrode layer

7. The dielectric memory according to claim 5 further comprising

a buffer layer formed on said interlayer insulating film

8. The dielectric memory according to claim 5 wherein

said dielectric film is a ferroelectric film

9. The dielectric memory according to claim 8 wherein

said ferroelectric film has a perovskite crystal structure

10. A dielectric device comprising

an insulating layer having a contact hole  
a conductive layer provided in said contact hole of said insulating layer and  
a dielectric film formed on said conductive layer

11. The dielectric device according to claim 10 further comprising

another conductive layer formed on said dielectric film

12. A method of fabricating a dielectric device comprising the steps of

forming a first conductive layer  
forming an insulating layer on said first conductive layer  
forming a contact hole in said insulating layer  
forming a second conductive layer in said contact hole of said insulating layer  
forming a dielectric film on said second conductive layer

said dielectric film is a ferroelectric film

14. The method according to claim 12 further comprising the steps of

forming a third conductive layer on said dielectric film and  
patterning said third conductive layer

15. A method of fabricating a dielectric memory comprising the steps of

forming a gate insulating film on a channel region  
forming a first lower electrode layer on said gate insulating film  
forming an interlayer insulating film so as to cover said first lower electrode layer and said gate insulating film  
forming a contact hole in said interlayer insulating film  
forming a second lower electrode layer electrically connected to said first lower electrode layer in said contact hole of said interlayer insulating film  
forming a dielectric film on said interlayer insulating film so as to be brought into contact with the upper surface of said second lower electrode layer  
forming an upper electrode layer on said dielectric film and  
patterning said upper electrode layer and said dielectric film

16. The method according to claim 15 wherein

the step of forming said second lower electrode layer comprises the steps of  
forming a connecting layer up to a predetermined depth of said contact hole and  
forming an electrode layer on said connecting layer in said contact hole

17. The method according to claim 16 further comprising the step of

forming a diffusion barrier layer on said connecting layer

18. The method according to claim 15 further comprising

forming a buffer layer on said interlayer insulating film

19. The method according to claim 15 wherein

said dielectric film is a ferroelectric film

structure

5

10

15

20

25

30


35


40

45

50

FIG. 1









FIG. 4

(g)



(h)








FIG. 5



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 886 317 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3  
17.02.1999 Bulletin 1999/07

(51) Int Cl<sup>5</sup> H01L 27/115, H01L 21/3205

(43) Date of publication A2  
23.12.1998 Bulletin 1998/52

(21) Application number 98304720.0

(22) Date of filing 15.06.1998

(84) Designated Contracting States  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States  
AL LT LV MK RO SI

- Furukawa, Hiroaki  
Anpachigun Gifu (JP)
- Goto, Takashi  
Oogaki Gifu (JP)
- Gueshi, Tatsuro  
Hikone Shiga (JP)
- Ishizuka, Yoshiyuki  
Inazawa Aichi (JP)

(30) Priority 16.06.1997 JP 158809/97

(71) Applicant SANYO ELECTRIC CO. LTD  
Moriguchi-shi, Osaka-fu 570 (JP)

(74) Representative Calderbank, Thomas Roger et al  
MEWBURN ELLIS  
York House  
23 Kingsway  
London WC2B 6HP (GB)


(72) Inventors  
• Ogasahara, Satoru  
Anpachigun Gifu (JP)  
• Harada, Mitsuaki  
Oogaki Gifu (JP)

(54) Dielectric device, Dielectric memory and method of fabricating the same

(57) A gate insulating layer and a first lower electrode are formed on a channel region of a silicon substrate, and an interlayer insulating film is formed on the silicon substrate so as to cover the first lower electrode and the gate insulating film. A buffer layer is formed on the interlayer insulating film, and a contact hole is

formed in the interlayer insulating film and the buffer layer on the first lower electrode. A connecting layer and a second lower electrode are formed in the contact hole. A ferroelectric thin film and an upper electrode are formed in this order on the buffer layer so as to be brought into contact with the upper surface of the second lower electrode.

FIG. 1







European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 98 30 4720

## DOCUMENTS CONSIDERED TO BE RELEVANT

| Category   | Citation of document with indication, where appropriate, of relevant passages  | Relevant to claim      | CLASSIFICATION OF THE APPLICATION (Int.Cl.6)    |
|--|--|------------------------|---|
| X  | PATENT ABSTRACTS OF JAPAN<br>vol. 096, no. 008, 30 August 1996<br>& JP 08 088334 A (NEC CORP), 2 April 1996,               | 1-3,<br>10-14          | H01L27/115<br>H01L21/3205                       |
| Y  | * abstract; figures 3C,4 *   | 4-9,<br>15-20          |   |
|  | ---  |                        |   |
| X,P  | US 5 652 446 A (SAKAO MASATO) 29 July 1997   | 1-3,<br>10-14          |   |
| Y  | * column 6, line 29 - column 7, line 42;<br>figures 5-7 *  | 4-9,<br>15-20          |   |
|  | ---  |                        |   |
| D,Y  | PATENT ABSTRACTS OF JAPAN<br>vol. 018, no. 144 (E-1521), 10 March 1994<br>& JP 05 327062 A (SHARP CORP), 10 December 1993, | 4-9,<br>15-20          |   |
| A  | * abstract *   | 1-3,<br>10-14          |   |
|  | ---  |                        |   |
| Y  | EP 0 697 720 A (TEXAS INSTRUMENTS INC) 21 February 1996  | 7,17,18                |   |
| A  | * the whole document *   | 1-6,<br>8-16,19,<br>20 | TECHNICAL FIELDS<br>SEARCHED (Int.Cl.6)<br>H01L |
|  | -----  |                        |   |
| The present search report has been drawn up for all claims |  |                        |   |

Place of search

MUNICH

Date of completion of the search

23 December 1998

Examiner

Blackley, W

### CATEGORY OF CITED DOCUMENTS

- X particularly relevant if taken alone
- Y particularly relevant if combined with another document of the same category
- A technological background
- O non-written disclosure
- P intermediate document

- I theory or principle underlying the invention
- E earlier patent document, but published on, or after the filing date
- D document cited in the application
- L document cited for other reasons
- & member of the same patent family, corresponding document

EP 98 30 4720

ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.

EP 98 30 4720

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

23-12-1998

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|---|---------------------|----------------------------|---------------------|
| US 5652446 A                              | 29-07-1997          | JP 8088334 A               | 02-04-1996          |
|   |                     | US 5728616 A               | 17-03-1998          |
| EP 0697720 A                              | 21-02-1996          | US 5585300 A               | 17-12-1996          |
|   |                     | JP 8116032 A               | 07-05-1996          |
|   |                     | US 5793057 A               | 11-08-1998          |
|   |                     | US 5665628 A               | 09-09-1997          |

-M-P-ES9